The Program Counter (PC) is a dedicated central processing unit register holding the memory address of the next machine instruction scheduled for fetch and execution. In standard linear program flow, hardware incrementers update the counter by the architecture instruction length (PC ← PC + 4 in 32-bit RISC systems) during each fetch cycle. When branch, jump, or interrupt instructions are decoded, a multiplexer loads the counter with a calculated target displacement address.