A data bus is a parallel synchronous communication pathway interconnecting CPU execution cores, primary memory banks, and peripheral I/O controllers. High-impedance tri-state buffers isolate dormant nodes from the shared metallic traces to avert signal contention and electrical collisions. Centralized bus arbiters evaluate request and grant protocols to award mastership, permitting structured multi-byte bursts.