A Network-on-Chip (NoC) interconnects dense multi-core processor nodes via packet-switched routing topologies like 2D meshes rather than traditional monolithic shared buses. Router nodes buffer, arbitrate, and direct data packets (flits) across physical links using deterministic dimension-order schemes like XY routing. This decentralized structure overcomes electrical RC propagation delays, delivering scalable on-chip communication bandwidth.