An electronic OR gate evaluates disjunctive logical propositions, yielding a binary HIGH output whenever at least one of its input terminals receives an active HIGH logic level. The output resolves to binary LOW exclusively when every connected input is held at logical LOW. In CMOS integrated circuits, this function is realized by parallel nMOS pull-down transistors connecting the output node to ground through an inverter buffer.